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Abstract 
This paper presents a novel approach to the accurate time domain analysis and design of analog circuits containing storage 
elements by making use of ‘companion models’. The emphasis is given to the design using fixator-norator pair, which is now 
ingenious in analog circuit design. The Backward Euler method can render a storage element to an equivalent circuit, containing 
only linear components viz. current source or voltage source and resistance. This distinctive feature allows us to generate 
equivalent companion models of the storage elements for every time step, whereby persuading the application of fixator-norator 
pairs in such circuits containing reactive components. This paper briefly explains the construction of equivalent circuits at desired 
time steps and provides a detailed explanation on the design of the gain of an op-amp differentiator for a given input by 
exploiting the fixator-norator method. The proposed method reveals to be much reliable and accurate in the design of circuits 
containing reactive elements. 
© 2016 The Authors. Published by Elsevier B.V. 
Peer-review under responsibility of the Organizing Committee of ICACC 2016. 
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1. Introduction 
The rapid growth in the area of analog ICs accorded to make more denser and complex packages. They include a 
number of multi functionality modules; many of such blocks may possess nonlinear behavior. Therefore, the design 
of such ICs requires sophisticated simulation and designing tools. The two major steps in the design of analog ICs 
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are AC performance design and DC biasing design. Fixator-norator pairs (FNPs) 1, 2 are proved to be an effective tool 
for the DC designs but the pair fails when reactive components come into the play. Therefore, some kind of 
modeling is required to transform the storage elements to an equivalent circuit in the time domain, containing only 
linear components, so that the resultant circuit can be solved with FNPs. The nonlinear behavior and transient 
response is computed using Forward Euler, Backward Euler, Trapezoidal or Gear methods3. Most circuit simulators 
employs companion models, which corresponds to backward Euler method. The companion model is a linear 
resistive circuit. In this paper, an attempt is made to do designing process with FNPs in circuits containing storage 
elements. For this purpose, storage elements are replaced with their companion models. The total time period is 
divided into equal time steps each having step size h. Reduction in the step size will make the result more accurate. 
By replacing the storage elements with their companion models for a selected time instant say tn+1, the circuit 
becomes free of reactive components and is equipped to insert FNPs. With the Backward Euler method, the model 
parameters depend on the source parameters at the time tn.  
Alexandru Gabriel and Florin3 proposed algorithm for transient analysis of RF circuits. Companion models of 
reactive components are used in this study. Paolo Maffezzoni and Lorenzo Codecasa4 introduce an approach towards 
the accurate time-domain simulation of nonlinear circuits. Runge–kutta method is employed in his method to 
construct the companion model. Reza Hashemian1, 2 proposed method for analog design and analysis using fixator-
norator pairs. Controlled sources with very high gain are used to mimic the pair. The uses of op-amp as a fixator and 
applications of op-amp fixators are extensively studied in literature5-7.  
The rest of the paper is arranged as follows. Section 2 reviews companion models of capacitor. An example is 
also demonstrated for better understanding. Section 3 shows a differentiator circuit and its design using FNPs. 
Finally section 4 concludes the methodology. 
2. Capacitor  Companion Model 
Our goal in this section is to transform an energy storage element to its equivalent linear components. As 
discussed earlier, a number of methods are available to get fruitful equivalents, among them, Backward Euler 
method is widely accepted. Thus in our discussion, Backward Euler method is employed to get the companion 
model of a capacitor. 
 
According to backward Euler formula, the current at the instant tn+1, 
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The first term in this equation represents a resistance of value h/C ohm. Second term is a current source of value 
(C/h)Vn ampere. Thus the equivalent model of a capacitor at time tn+1 is drawn as in Fig. 1. 
 
 
 
 
 
 
 
 
 
 
 
Fig. 1. (a) a capacitor; (b) its equivalent circuit. 
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2.1. Example: A capacitor charging circuit 
Consider a capacitor charging circuit as shown in Fig. 2(a). We can perform nodal analysis on this circuit if we 
replace the capacitor with its companion model. Such an arrangement is shown in Fig. 2(b). 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2. (a) a capacitor charging circuit; (b) its equivalent circuit. 
 
Now we can perform nodal analysis on Fig.2 (b). 
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Where I1=IS and, 
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Let us analyze the response of the circuit by making use of these equations. Taking step size h=0.00050s, R1=10 
Ω, R2= 1KΩ, R3= 220KΩ, C1 =10µF, we get the values of I1, I2, V1 and V2 at different instances of time as shown in 
Table 1. Geq in this example is C1/h which is numerically equal to 0.02 mho. It is clear from the table that the value 
of V2 rises to about 63% in the time period 10μF*1KΩ = 10ms. The equivalent circuit diagram of Fig. 2(a) at time 
t=8.5ms can be drawn as shown in Fig. 3. 
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         Table 1.Response of the capacitor charging circuit. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 3. equivalent of capacitor charging circuit at time t=8.5ms. 
3. Op-amp differentiator 
This section presents the design of an op-amp differentiator by making use of the companion model of the 
capacitor. The emphasis is given to design the gain of the differentiator using FNP for a given input. Fig.4 (a) shows 
an op-amp differentiator and Fig.4 (b) is its equivalent circuit. The output equation for this circuit is already 
defined8. Knowing the value of output, it is now possible to construct the equivalent model of the circuit with the 
help of FNPs for all values of time t. Such equivalent models will be helpful for further design. 
Let h=0.00005s, then Geq= C1/h=0.002 mho. The response of op-amp differentiator is listed in Table 2 for 
different time instances. Here input is 10Sin (2000πt) V. Using the FNPs and companion models, we can design the 
gain of the differentiator for a given input either by specifying the output amplitude at a given instant of time or by 
specifying the output amplitude without mentioning about time. For the former case, the requirement is to get an 
G11 G12=G21 G22 IS =  IS I2 V1 V2 T 
 
     0.000 0.000  
0.101 -0.001 2.10E-02 5 0.00E+00 49.528 2.358 0.00E+00 
0.101 -0.001 2.10E-02 5 4.72E-02 49.551 4.604 5.00E-04 
0.101 -0.001 2.10E-02 5 9.21E-02 49.572 6.744 1.00E-03 
0.101 -0.001 2.10E-02 5 1.35E-01 49.592 8.783 1.50E-03 
0.101 -0.001 2.10E-02 5 1.76E-01 49.611 10.724 2.00E-03 
0.101 -0.001 2.10E-02 5 2.14E-01 49.629 12.574 2.50E-03 
0.101 -0.001 2.10E-02 5 2.51E-01 49.647 14.337 3.00E-03 
0.101 -0.001 2.10E-02 5 2.87E-01 49.664 16.015 3.50E-03 
0.101 -0.001 2.10E-02 5 3.20E-01 49.679 17.615 4.00E-03 
0.101 -0.001 2.10E-02 5 3.52E-01 49.694 19.138 4.50E-03 
0.101 -0.001 2.10E-02 5 3.83E-01 49.709 20.589 5.00E-03 
0.101 -0.001 2.10E-02 5 4.12E-01 49.722 21.972 5.50E-03 
0.101 -0.001 2.10E-02 5 4.39E-01 49.736 23.289 6.00E-03 
0.101 -0.001 2.10E-02 5 4.66E-01 49.748 24.544 6.50E-03 
0.101 -0.001 2.10E-02 5 4.91E-01 49.760 25.739 7.00E-03 
0.101 -0.001 2.10E-02 5 5.15E-01 49.771 26.877 7.50E-03 
0.101 -0.001 2.10E-02 5 5.38E-01 49.782 27.962 8.00E-03 
0.101 -0.001 2.10E-02 5 5.59E-01 49.792 28.995 8.50E-03 
0.101 -0.001 2.10E-02 5 5.80E-01 49.802 29.980 9.00E-03 
0.101 -0.001 2.10E-02 5 6.00E-01 49.811 30.917 9.50E-03 
0.101 -0.001 2.10E-02 5 6.18E-01 49.820 31.810 1.00E-02 
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output voltage of 6V at t=650µs and for the latter case, we need a peak output voltage of 14V. For the above two 
designs, we can incorporate both the FNPs and the companion model of capacitor. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 4. (a) a differentiator circuit; (b) its equivalent circuit. 
                               Table 2. Response of differentiator 
 
 
 
Consider the first case, from the table above, the output voltage at 650µs is 7.404V, then the equivalent 
companion model of capacitor for this time instant can be obtained using the FNP arrangement as shown in Fig. 5(a). 
Here, norator gives the value of Ieq. Simulation shows that the value of Ieq is 11.72mA. Now a second fixator is 
applied to the output of differentiator as in Fig. 5(b) to keep the output at 6V. At the same time, its pairing norator 
finds the value of RF that maintains the output voltage at 6V.  Simulation result shows that value of RF is 1.621KΩ. 
To check the validity of the result, simulation is performed by using RF of 1.621KΩ in the original circuit. Fig. 6(a) 
shows the simulation result of the updated differentiator circuit. Fig. 6(b) gives the input and output waveforms of 
Vin V0 T 
 
0.00E+00 -12.560 0.00E+00 
3.09E+00 -11.946 5.00E-05 
5.88E+00 -10.164 1.00E-04 
8.09E+00 -7.387 1.50E-04 
9.51E+00 -3.889 2.00E-04 
1.00E+01 -0.010 2.50E-04 
9.51E+00 3.870 3.00E-04 
8.10E+00 7.371 3.50E-04 
5.89E+00 10.152 4.00E-04 
3.10E+00 11.940 4.50E-04 
1.59E-02 12.560 5.00E-04 
-3.07E+00 11.952 5.50E-04 
-5.86E+00 10.175 6.00E-04 
-8.08E+00 7.404 6.50E-04 
-9.50E+00 3.908 7.00E-04 
-1.00E+01 0.030 7.50E-04 
-9.52E+00 -3.851 8.00E-04 
-8.11E+00 -7.355 8.50E-04 
-5.90E+00 -10.140 9.00E-04 
-3.12E+00 -11.933 9.50E-04 
-3.19E-02 -12.560 1.00E-03 
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practical analysis. Here it is due to the difference between the values of the simulated and practical components, RF 
is varied from the original value of 1.621KΩ to 1.65 KΩ to get the desired output. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 5. (a) finding Ieq of companion model; (b) finding value of RF for a required gain. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 6. (a) simulation result; output at t=650µs is kept at 6V; (b) practical analysis result; top-input and bottom- output. 
 
      Now the second case is to increase the peak amplitude of output signal to 14V. From Table 2, the maximum 
value of output is obtained at t = 0.5ms and its multiples. Therefore, the imperative design steps involves, making 
the equivalent of the circuit at t=0.5ms. By using FNPs, we can find the Ieq for the required companion model as 
shown in Fig. 7(a). Now apply the second FNP as shown in Fig. 7(b) to find the value of RF, which can produce a 
peak output voltage of 14V. Simulation shows that the value of RF is 2.23KΩ. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 7. (a) finding Ieq of companion model; (b) finding RF for the required output. 
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      We can verify our result by simulating the circuit in Fig. 7(b) with RF = 2.23KΩ. The simulation result is shown 
in Fig. 8(a). It is very much close to our design. Fig. 8(b) shows the input and output waveforms of practical 
analysis, where only a slight variation of RF from the calculated value is required to get the desired output. Here RF 
= 2.3KΩ and this variation is normal. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.8. (a) simulation result; the peak output voltage is 14V; (b) result of practical analysis; top-input, bottom- output. 
4. conclusion 
A method for the accurate time domain analysis and design of analog circuits containing reactive components has 
been presented. Backward Euler method is used to convert a capacitor to its equivalent companion model. The 
companion model contains only linear components and it supports the use of FNPs for circuit designing. The 
traditional approach towards companion modeling is reviewed. The FNP approach for modeling and designing has 
been presented with the help of an op-amp differentiator and the result was verified using both simulator and 
practical arrangements. The study proves that, with the FNP approach, the designing process becomes easier, 
accurate with reduced mathematical calculations. 
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